

BTD25350x

Dual-Channel Isolated Gate Driver

1.Features

- Isolation voltage up to 5000Vrms
- Peak output current up to 10A
- Propagation delay 40ns
- Maximum switching frequency 1MHz
- Primary-side supply 3~5V
- Secondary-side supply up to 33V
- Primary-side and secondary-side power supply undervoltage lockout (UVLO)
- Compatible with 3.3V, 5V input
- Feature Options:
Miller Clamp Options (BTD25350MM)
Split Outputs (BTD25350MS)
UVLO referenced to secondary side GNDx (BTD25350ME)
- SOW-18 with 8.5mm creepage
- Operating Temperature -40~125°C

2.Applications


- Motor drives
- EV chargers
- Telecommunication power supplies
- EV power supplies
- UPS
- String solar inverters

3.Description


BTD25350x is a family of dual-channel, isolated gate driver with peak output current up to 10A, available in SOW-18 (wide-body) package and supports isolation voltages up to 5000Vrms. They can be used to drive IGBTs and Si/SiC MOSFETs. BTD25350x family offers 3 Feature Options: BTD25350MM provides Miller clamp function to prevent false turn-on caused by Miller current.

BTD25350MS provides a split output with rise and fall time individually configurable.


BTD25350ME provides UVLO in positive power supply of secondary-side to ensure that power devices get sufficient gate turn-on voltage.




4.Functional Block Diagram



BTD25350MM



BTD25350MS



BTD25350ME

INDEX


1.Features	01
2.Applications	01
3.Descriptions	01
4.Functional Block Diagram	01
5.Product Information	03
6.Pin Configuration and Functions	04
7.Specification Parameters	07
8.Parameter Testing	11
9.Function Description	12
10.Applications	16
11.Package and Packing Information	18
12.Version Description	20

5.Product Information

Part No.	Pin Configuration	Isolation Voltage	UVLO Threshold	Operating Temperature	Package	Package Material	Quantity	Marking
BTD25350MMBWR	dead time configuration and disable function, Miller-clamp	5000Vrms	8V	-40~125°C	SOW-18	Tape & Reel	1000pcs /Reel	BTD25350MMB
BTD25350MMCWR			11V					BTD25350MMC
BTD25350MSBWR	8V		BTD25350MSB					
BTD25350MSCWR	11V		BTD25350MSB					
BTD25350MEBWR	dead time configuration and disable function, UVLO with reference to GNDx		8V					BTD25350MEB
BTD25350MECWR			11V					BTD25350MEC


6.Pin Configuration and Functions

6.1 BTD25350MMx

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE
1	NC	-	No internal connection	
2	IN1	I	Signal input channel 1	
3	IN2	I	Signal input channel 2	
4	VCC	P	Primary-side supply voltage	
5	GND	G	Primary side ground	
6	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open	
7	DT	I	Programmable dead time function	
8	NC	-	No internal connection	
9	VCC	P	Primary-side supply voltage	
10	NC	-	No internal connection	
11	VDD2	P	Channel 2 positive output supply rail	
12	OUT2	O	Channel 2 gate-drive output	
13	CLAMP2	I	Channel 2 Miller-clamp input	
14	VEE2	P	Channel 2 negative output supply rail	
15	VDD1	P	Channel 1 positive output supply rail	
16	OUT1	O	Channel 1 gate-drive output	
17	CLAMP1	I	Channel 1 Miller-clamp input	
18	VEE1	P	Channel 1 negative output supply rail	


(1) P=Power, G=Ground, I=Input, O=Output

6.2 BTD25350MSx

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE
1	NC	-	No internal connection	
2	IN1	I	Signal input channel 1	
3	IN2	I	Signal input channel 2	
4	VCC	P	Primary-side supply voltage	
5	GND	G	Primary-side ground reference	
6	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open	
7	DT	I	Programmable dead time function	
8	NC	-	No internal connection	
9	VCC	P	Primary-side supply voltage	
10	NC	-	No internal connection	
11	VDD2	P	Channel 2 positive output supply rail	
12	OUTH2	O	Channel 2 gate-drive pullup output	
13	OUTL2	O	Channel 2 gate-drive pulldown output	
14	VEE2	P	Channel 2 negative output supply rail	
15	VDD1	P	Channel 1 positive output supply rail	
16	OUTH1	O	Channel 1 gate-drive pullup output	
17	OUTL1	O	Channel 1 gate-drive pulldown output	
18	VEE1	P	Channel 1 negative output supply rail	

(1) P=Power, G=Ground, I=Input, O=Output

6.2 BT25350MEx

NO.	NAME	TYPE ⁽¹⁾	DESCRIPTION	PACKAGE
1	NC	-	No internal connection	
2	IN1	I	Signal input channel 1	
3	IN2	I	Signal input channel 2	
4	VCC	P	Primary-side supply voltage	
5	GND	G	Primary-side ground reference	
6	DIS	I	Disables both driver outputs if asserted high, enables if set low or left open	
7	DT	I	Programmable dead time function	
8	NC	-	No internal connection	
9	VCC	P	Primary-side supply voltage	
10	NC	-	No internal connection	
11	VDD2	P	Channel 2 positive output supply rail	
12	OUT2	O	Channel 2 gate-drive output	
13	GND2	G	Channel 2 gate-drive common	
14	VEE2	P	Channel 2 negative output supply rail	
15	VDD1	P	Channel 1 positive output supply rail	
16	OUT1	O	Channel 1 gate-drive output	
17	GND1	G	Channel 1 gate-drive common	
18	VEE1	P	Channel 1 negative output supply rail	

(1) P=Power, G=Ground, I=Input, O=Output

7. Specification Parameters

7.1 Absolute Limits

SYMBOL	PARAMETER	MIN	MAX	UNIT
VCC	Input bias pin supply voltage (pin 3/pin 8)	GND-0.3	6.5	V
VDDx	Driver bias supply (to VEEEx)	0	35	
VEEEx	Bipolar supply voltage for E version	-17.5	0.3	
V _{OUTX}	Output signal voltage	VEEEx-0.3	VDDx+0.3	
V _{IN}	Input signal voltage (INx, DT, DIS to GND)	GND-0.3	VCC+0.3	
-	Channel to channel voltage	-	1850	
T _J	Junction Temperature	-40	150	°C
T _S	Storage Temperature	-65	150	
T _L	Soldering Temperature (10s)	-	300	
V _(ESD)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±3000		V
	Charge-device model (CDM), per ANSI/ESDA/JEDEC JS-002	±1500		
-	Input signal voltage(IN1,IN2 Transient for 50ns)	-5	VCC+0.3	
Note: The above are stress levels only.Devices are not recommended to operate under these or any other conditions beyond these values.Prolonged operation under the absolute maximum rating may affect the reliability of the device, and in severe cases it may cause permanent damage to the devices.				

7.2 Thermal Information

SYMBOL	DESCRIPTION	SOW-18	UNIT
R _{θJA}	Junction-to-ambient thermal resistance	58.14	°C /W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	7.61	
R _{θJB}	Junction-to-board thermal resistance	37.53	
ψ _{JT}	Junction-to-top characterization parameter	4.88	
ψ _{JB}	Junction-to-board characterization parameter	9.59	

7.3 Power Ratings

SYMBOL	PARAMETER	TEST CONDITIONS	SOW-18	UNIT
P _D	Power dissipation by BTD25350x	VCC=5V, VDD1/2=12V, IN1/2=3.3V, 3MHz, 50% duty cycle square wave, 1nF load	2.03	W
P _{D1}	Power dissipation by each driver side of BTD25350x		0.99	
P _{D2}			0.99	
P _{DI}	Power dissipation by transmitter side of BTD25350x		0.05	

7.4 Recommended Operating Conditions

SYMBOL	PARAMETER		MIN	MAX	UNIT
V _{CC}	Input supply voltage (VCC-GND)		3	5	V
V _{DDx}	Total supply voltage output side (VDDx-VEEEx)	BTD25350xBx	9.5	33	
		BTD25350xCx	13.2	33	
V _{EEEx}	Bipolar supply voltage for E version (VEEEx-GNDx)		-16	0	
T _A	Ambient temperature		-40	125	°C

7.5 Safety-Limiting Values

SYMBOL	PARAMETER	TEST CONDITIONS		SIDE	MIN	MAX	UNIT
I _s	Safety output supply current	T _A =25°C , T _J = 150°C	VDD1/2=12V	CHANNEL1, CHANNEL2	-	87.5	mA
			VDD1/2=25V	CHANNEL1, CHANNEL2	-	42	
P _s	Safety supply power	VDD1/2=25V, T _A =25°C , T _J =150°C		INPUT	-	50	mW
				CHANNEL1	-	1050	
				CHANNEL2	-	1050	
				TOTAL	-	2150	
T _s	Safety temperature ⁽¹⁾				-	150	°C

(1) The maximum safety temperature, T_s , has the same value as the maximum junction temperature, T_J , specified for the device. The I_s and P_s parameters represent the safety current and safety power respectively. The maximum limits of I_s and P_s should not be exceeded. These limits vary with the ambient temperature, T_A .

7.6 Electrical Characteristics

$T_A=-40\sim 125^{\circ}\text{C}$, $V_{CC}=3.3$ or 5V , $V_{DDx}=15\text{V}$, $C_L^{(1)}=100\text{pF}$.

Output pin: current towards outside of the chip is positive direction; Input pin: current towards inside of the chip is positive direction.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Currents						
I _{VCCQ}	Primary side input supply quiescent current	V _{DDx} =15V, V _{IN1} =V _{IN2} =0V	-	1.5	2	mA
I _{VCCQ-ST}	Primary side input supply current	V _{IN1} =V _{IN2} =5V, f=500kHz, C _L =100pF, D=50%	-	2	-	
Primary Side Undervoltage Lockout						
V _{ON_VCC}	Positive-going UVLO threshold voltage	-	-	2.6	-	V
V _{OFF_VCC}	Negative-going UVLO threshold voltage	-	-	2.5	-	
V _{UV_HYS_VCC}	Threshold hysteresis	-	-	0.1	-	
Secondary Side Undervoltage Lockout						
V _{ON_VDDx}	Rising threshold	BTD25350xxC	-	12	13	V
V _{OFF_VDDx}	Falling threshold		10.3	11	-	
V _{UV_HYSx}	Threshold hysteresis		-	1	-	
V _{ON_VDDx}	Rising threshold	BTD25350xxB	-	8.7	9.4	
V _{OFF_VDDx}	Falling threshold		7.3	8	-	
V _{UV_HYSx}	Threshold hysteresis		-	0.7	-	
Input Characteristics						
V _{IH}	Input logic 1 (INx, DIS)	V _{CC} =5V	-	2.4	-	V
V _{IL}	Input logic 0 (INx, DIS)	V _{CC} =5V	-	1.4	-	
V _{I_HYS}	Input hysteresis voltage	-	-	1	-	
I _{IH}	High-level input leakage at IN+	INx=3.3V	-	15	-	μA
		INx=5V	-	25	-	
I _{IL}	Low-level input leakage at IN-	INx=GND	-	-	5	
Output Characteristics						
I _{OH}	Peak output source current	-	-	10	-	A
I _{OL}	Peak output sink current	-	-	10	-	
V _{OH}	Output voltage at high state (OUTx, OUTHx)	I _{OUT} =20mA	-	V _{DDx} -0.06	-	V
V _{OL}	Output voltage at low state (OUTx, OUTLx)	I _{OUT} =-20mA	V _{EE} +0.005	V _{EE} +0.007	-	
Miller Clamp BTD25350MMxx						
V _{CLAMP}	Low-level clamp voltage	I _{CLAMP} =-20mA	-	7	10	mV
I _{CLAMP}	Low-level clamp current	V _{CLAMP} =V _{EE} +15V	-	10	-	A
V _{CLAMP_TH}	Clamping threshold voltage	-	-	2.2	-	V

(Continued)

Short-Circuit Clamping								
V _{CLP-OUT}	Clamping voltage (VOUTx-VDDx or VOUTHx-VDDx)		INx=HIGH, t _{CLAMP} =10μs, I _{OUTHx} or I _{OUTx} =-500mA	-	1	1.3	V	
	Clamping voltage (VEEx-VOUTx or VEEx-VOUTLx or VEEx-CLAMPx)		INx=LOW, t _{CLAMP} =10μs, I _{CLAMPx} or I _{OUTLx} =500mA	-	1.5	-		
			INx=LOW, I _{CLAMPx} or I _{OUTLx} =20mA	-	0.9	1		
Active Pull-Down Function								
V _{OUTSD}	Active pulldown voltage on OUTLx, CLAMPx, OUTx		I _{OUT} =-1A (sinking into OUTx, OUTLx or CLAMPx pin), VDDx=left open	-	2.3	-	V	
Switching Parameters								
t _{PLH}	Turn-on delay (INx to OUTx)		C _L =100pF	-	40	-	ns	
t _{PHL}	Turn-off delay (INx to OUTx)		C _L =100pF	-	45	-		
t _r	Output rise time		C _L =1nF	-	10	26		
t _f	Output fall time		C _L =1nF	-	10	26		
t _{PWD}	Pulse width distortion t _{PHL} -t _{PLH}		C _L =100pF	-	1	20		
t _{DM}	Propagation delays matching between VOUT1, VOUT2		f=100kHz, IN1=IN2	-	-	5		
DT	Dead time		DT pull up to VCC	Two output channels are completely independent				
			DT pin open (not recommended)	-	8	15		
			R _{DT} =20kΩ	-	200	-		
t _{sk}	Part-to-part skew		C _L =100pF	-	1	25		
t _{UVLO1-rec}	Undervoltage lockout recovery delay time		Input side	VCC	-	40	-	μs
t _{UVLO2-rec}			Output side	VDDx	-	50	-	
CMTI	Common-mode transient immunity		INx fixed to GND or VCC, V _{CM} =1500V	150	-	-	kV/μs	

7.7 SAFETY PARAMETERS

Symbol	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLR	External clearance	Shortest pin-to-pin distance through air	8.5	-	-	mm
CPG	External creepage	Shortest pin-to-pin distance across the package surface	8.5	-	-	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2×8.5 μm)	17	-	-	μm
CTI	Comparative tracking index	DIN EN 60112	600	-	-	V
-	Overvoltage category per IEC 60664-1	Voltage rating ≤ 600Vrms	I-IV	-	-	-
		Voltage rating ≤ 1000Vrms	I-III	-	-	
VDE 0884-11						
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	-	-	V _{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time dependent dielectric breakdown (TDDB)	1500	-	-	Vrms
		DC voltage	2121	-	-	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} =V _{IOTM} , t=60s (qualification) V _{TEST} =1.2×V _{IOTM} , t=1s (100% production)	7000	-	-	V _{PK}
V _{IOSM}	Maximum surge isolation voltage	IEC 62368-1, 1.2/50μs waveform, V _{TEST} =1.6×V _{IOSM} =12800V _{PK} (qualification)	6250	-	-	
Q _{pd}	Apparent charge	Method a, After Input/Output safety test subgroup 2/3. V _{INI} =V _{IOTM} , t _{INI} =60s; V _{pd(m)} =1.2×V _{IORM} =2545V _{PK} , tm=10s	-	-	5	pC
		Method a, After environmental tests subgroup 1. V _{INI} =V _{IOTM} , t _{INI} =60s; V _{pd(m)} =1.6×V _{IORM} =3394V _{PK} , tm=10s	-	-	5	
		Method b1; At routine test (100% production) and preconditioning (type test) V _{INI} =1.2×V _{IOTM} , t _{INI} =1s; V _{pd(m)} =1.875×V _{IORM} =3977V _{PK} , tm=1s	-	-	5	
C _{IO}	Barrier capacitance, input to output	V _{IO} =0.4V _{peak} , f=1MHz, sine wave	-	1.2	-	pF
R _{IO}	Isolation resistance, input to output	Test voltage of 500V, T _A =25°C	10 ¹²	-	-	Ω
		Test voltage of 500V, 100°C≤ T _A ≤ 125°C	10 ¹¹	-	-	
		Test voltage of 500V, T _A =150°C	10 ⁹	-	-	
	Pollution degree	-	-	2	-	-
	Climatic category	-	-	40/125/21	-	-
UL1577						
V _{ISO}	Withstand isolation voltage	V _{TEST} =V _{ISO} , t=60 sec(qualification); V _{TEST} =1.2×V _{ISO} =6000Vrms, t=1 sec(100% production)	5000	-	-	Vrms

8. Parameter Testing

8.1 Propagation Delay

The method for measuring the rise time (t_r) and fall time (t_f) see Figure 1.




Figure 1. Input and Output Propagation Delay

8.2 CMTI




Figure 2. CMTI Test Circuit for BT25350MMx




Figure 3. CMTI Test Circuit for BT25350MSx




Figure 4. CMTI Test Circuit for BT25350MEx

9. Function Description

9.1 Isolation Design Description

The isolation inside the BTD25350x series is implemented with high voltage SiO₂ based capacitors. There is a capacitor on each of the primary-side and secondary-side to enhance insulation. The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data. The primary-side transmits a high-frequency carrier to represent one digital state, and sends no signal to represent the other digital state. On the secondary side, the receiver demodulates the signal and produces output for control. One can also add special anti-jamming circuit on the primary /secondary sides to enhance the CMTI performance and minimize the radiate emissions (see Figure 5, 6).




Figure 5. Conceptual Block Diagram of a Capacitive Data Channel




Figure 6. OOK Based Modulation Scheme

9.2 Input Stage Characteristics

With input pins and secondary side completely isolated, BTD25350x is designed to be CMOS-compatible. It supports 3.3V, 5V level input, making the chip easy to accept control of multiple logic levels. The input pin has Schmitt-trigger characteristic to enhance the immunity against disturbances. The INx and DIS input port has a 200kΩ pull-down resistor to force it grounding, which can ensure that the output ports are in OFF state when input ports are left open. However, in order to configure the initial power-on state of the driver IC, Recommends adding externally an appropriate pull-up or pull-down resistor to the input.

9.3 Primary Side Device Function

9.3.1 Disable

When the DIS pin is set to a high level, both outputs can be shut down at the same time. The device operates normally when the DIS pin is grounded or left open. The response time of the disable function is within 20ns. The disable function is activated or deactivated according to the setting only when the VCC is kept above the undervoltage turn-on threshold.

If the DIS pin is not used, it is recommended to connect it to the ground. If connecting DIS pin to a microcontroller with distance, it is recommended to bypass the DIS pin with a low ESR/ESL capacitor of approximately 1nF for better noise immunity.

9.3.2 Dead Time Setting

DT pin sets the dead time. It is used to set the dead time between channel 1 and channel 2 to prevent them from shoot-through. The steady-state voltage of DT pin is 0.8V, and the current value of the pin is measured for corresponding dead time. The dead time is calculated as $T_{DT} = 10 \times R_{DT}$. The unit of t_{DT} is ns and the unit of R_{DT} is k Ω . To ensure that the pin signal is not interfered, it is recommended to place a 2.2nF capacitor near the IC between DT pin and GND, and it is not recommended to left DT pin open. Pull DT up to VCC enables independent operation of two channels, no dead time is inserted, two outputs are allowed to be both high.



Figure 7. Dead Time Setting

9.4 Output Booster Characteristics

The BTD25350x has a rail-to-rail push stage output. The pull-up structure of the output stage consists of a P-channel MOSFET and an N-channel MOSFET connected in parallel. At turn-on, N-channel MOSFET provides high current driving capability. P-channel MOSFET provides a small steady-state conduction voltage drop during steady conduction. The pull-down structure is implemented using an N-channel MOSFET. A 1M Ω resistor is connected in parallel between the drain and gate of the MOSFET to effectively clamp the gate voltage of the power device in the event of a loss of power on the chip to prevent the occurrence of partial turn-on. However, in order to ensure reliable shutdown of the power device, BASiC recommends that appropriate pull-down resistor should be added to the gate.

It is recommended to connect Schottky clamping diode on the gate output for the positive supply VDDx and negative supply VEE_x, in order to prevent gate transient over voltage.




Figure 8. Output Stage

9.5 Protection Functions

9.5.1 Undervoltage Lockout

The BTD25350x has undervoltage lockout (UVLO) function on the primary-side power supply and the secondary-side total supply voltage to prevent the gate drive voltage from being insufficient. When the supply voltage drops below UVLO threshold, the IC turns off the output to protect the power devices. When the supply voltage reaches the positive-going negative-going threshold, the IC resumes the output. To prevent repeated action near the UVLO threshold, the IC is configured with hysteresis. In order to avoid the uncertainty of the output state after power-on, the IC first enters a UVLO state after power-on, keeps the output off until the supply voltage is established and then starts normal operation (see Figure 9).




Figure 9. UVLO Functions

9.5.2 Miller Clamp

The active Miller clamp function is used to prevent the power devices from false turn-on of the power switched cause by the Miller current. A low impedance path is added between the gate terminal and ground (VEEx) to sink the Miller current. The Miller clamp function clamps the gate voltage of the power device to VEEx with the output is in the off state.

9.5.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output and pull the active Miller clamp pins slightly higher than the VDDx voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the VDDx pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10 μ s and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.

9.5.4 Active Pull-Down

The active pull-down function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the VDDx. This feature prevents false IGBT and MOSFET turn-on on the OUTx, OUTLx and CLAMPx pins by clamping the output to approximately 2V.

9.6 ESD Structure

The figure below shows the ESD-protected diode configuration of the input and output pins.




Figure 10. ESD Structure Diagram

9.7 Input and Output Logic Table

BTD25350MM 和 BTD25350ME

INPUT		DIS	OUTPUT		DESCRIPTION
IN1	IN2		OUT1	OUT2	
L	L	L or left open	L	L	If dead time function is used, output switching occurs after the dead time ended. See Programmable Dead Time (DT) pin
L	H	L or left open	L	H	
H	L	L or left open	H	L	
H	H	L or left open	L	L	Dead time stay open or programmed with R_{DT}
H	H	L or left open	H	H	Dead time pin pulled to VCC
Left open	Left open	L or left open	L	L	-
X	X	H	L	L	-

BTD25350MS

INPUT		DIS	OUTPUT				DESCRIPTION
IN1	IN2		OUTH1	OUTL1	OUTH2	OUTL2	
L	L	L or left open	Hi-Z	L	Hi-Z	L	If dead time function is used, output switching occurs after the dead time ended. See Programmable Dead Time (DT) pin
L	H	L or left open	Hi-Z	L	H	Hi-Z	
H	L	L or left open	H	Hi-Z	Hi-Z	L	
H	H	L or left open	Hi-Z	L	Hi-Z	L	Dead time stay open or programmed with R_{DT}
H	H	L or left open	H	Hi-Z	H	Hi-Z	Dead time pin pulled to VCC
Left open	Left open	L or left open	Hi-Z	L	Hi-Z	L	-
X	X	H	Hi-Z	L	Hi-Z	L	-

10.Applications

The following sections introduce the basic typical application of BASiC driver ICs, which is for reference only. In practical application, users need to verify and test its applicability according to their own design requirements to confirm the system functions.

10.1 Typical Applications

BASiC recommends that customers add a RC filter with a small time constant at the input port to filter out high-frequency interference without adding a large delay. It is recommended that the resistance value should be between 0 and 100Ω and the capacitance should be less than 1000pF. When setting this parameter, the influence between high frequency interference and delay needs to be taken into account.

To ensure the supply stability, BASiC recommends to add appropriate blocking capacitor between the power supply and ground. It is recommended to parallel a 1μF+ 0.1μF capacitor between VCC-GND, and a 10μF+ 0.22μF capacitor between VDDx-VEEx (Figure 11,12,13).




Figure 11. BTD25350MMx Application Diagram




Figure 12. BTD25350MSx Application Diagram




Figure 13. BT25350MEx Application Diagram

10.2 Recommended Design of Secondary Side Supply

In order to avoid partial turn-on of the gate of the power device due to interference, it is recommended that customers add a negative supply when designing the driving output. It is recommended to use the following two methods to generate the negative supply: use a regulator to generate stable negative voltage, or use both positive and negative supplies.




Figure 14. Voltage Regulator Design





Figure 15. Dual-Supply Design

11. Packaging and Packing Information

11.1 Package Identifier



Note: 1) Legend unit: mm.


Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. BASiC recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.2 Packing Information



Note: 1) Legend unit: mm.

REEL DIMENSIONS



ITEM	FOOTPRINT
Reel Diameter	13 inches
Reel Width(W1)	24mm

12.Version Description

REVISION	NOTES	DATE
Rev.0.0	Released datasheet	24-Nov-2023
Rev.0.1	Primary Side Supply Voltage Value, Primary Side Power Supply Voltage Value, Package Infographic Update	25-Jan-2024
Rev.0.2	Add values for Thermal Information, Power Ratings, Safety-Limiting Values	31-Dec-2024
Rev.0.3	Modify the value I_{IH} , t_{PLH} , t_{PHL} , CMTI, VIOSM; Increase the value t_{DM} , DT	10-Apr-2025

BASiC Semiconductor Co., Ltd.

Shenzhen, China

© 2025 BASiC Semiconductor Co., Ltd.

All Rights Reserved.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest BASiC Semiconductor Office

Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, BASiC semiconductor Ltd. hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.